Abstract-In this paper a Windowed-sinc band-pass filter has been designed to trace the phase angle of the fundamental component of voltage at the point of common coupling (PCC). The designed filter presents very good capability in handling DC component, harmonic components, phase jump and frequency drift. It even has the capability to handle minor sub-harmonic interference. Compared with phase locked loop (PLL) based grid synchronization methods, the proposed method is easier to be implemented and full digital. Its response speed either matches or exceeds currently used synchronization methods.
I. INTRODUCTION
Grid-tie inverter has been a research focus for many years. Grid synchronization is one of the fundamental issues for such connection. With ongoing booming of renewable energy, such research is gaining more momentum as it is critical to connect renewable-energygeneration-driven inverters to existing power grid [1] - [3] .
The basic requirements on the methods for synchronization are 1) High immunity to the influence of DC component; 2) High immunity to the influence of harmonics; 3) high immunity to the influence of subharmonic components; 4) Capability to suit the phase jump during operation; 5) Capability to suit frequency change etc [4] - [6] .
There are many methods that have been developed to facilitate the grid synchronization, including discrete Fourier transform, recursive discrete Fourier transform, phase locked loop (PLL) based on In-Quadrature signal generation, PLL based on Hilbert transform, and PLL based on adaptive filtering etc. Each method has its pros and cons against the above listed requirements. Some of them cannot remove the influence of sub-harmonic components while others have slow response, which could be as long as five cycles. Furthermore some of the methods are sophisticated and hard to use. These demand a new method to be developed [3] - [8] .
In this paper we propose a Windowed-sinc narrow band-pass filter that can meet the above-listed requirements. In the meantime it is easier to be implemented and has fast response.
Manuscript received October 4, 2012; revised December 24, 2012. This paper is organized as follows. In Section II, the Windowed-sinc filter is designed and its performance is examined; Section III presents Simulink implementation of the power system under study with the designed Windowed-sinc band-pass filter. Section IV concludes the paper.
II. FILTER DESIGN AND ITS PERFORMANCE
The fundamental Windowed-sinc filter kernel used in our filter design is given below by (1)
Where f c is the cutoff frequency, expressed as a fraction of the sampling rate, a value between 0 and 0.5. The sample number kernel is determined by M, which must be an even integer. The sample number i is an integer that runs from 0 to M, resulting in M+1 total points in the filter kernel. The constant K is chosen to provide unity gain at zero frequency. To avoid a divide-by-zero error, for i=M/2, use h(i)=2πf c K.
The procedure for designing a Windowed-sinc bandpass filter with a center frequency of 50Hz system is as follows:
Step 1: Design a Windowed-sinc low-pass filter with a cut-off frequency of 40Hz using (1); Normalize its kernel H1 for unity gain at DC.
Step 2: Design a Windowed-sinc low-pass filter with a cut-off frequency of 60Hz using (1); Normalize its kernel H2 for unity gain at DC.
Step 3: Change the low-pass filter in step 2 into a highpass filter kernel H3 using spectral inversion.
Step 4: Add the normalized low-pass filter kernel H1 in
Step 1 to the normalized high-pass filter kernel H3 in
Step 3 to form a band-reject filter kernel H4.
Step 5: Change the band-reject filter kernel H4 in Step 4 into a band-pass filter kernel H by using spectral inversion.
The kernel of the designed band-pass filter with a center frequency of 50Hz and a band width of 40Hz through 60Hz is shown in Fig. 1 .
To test the capability of the designed filter in tracing the angle of fundamental frequency component of a signal, the following signal with DC component, fundamental component and harmonic components are taken as shown in Eqns. (2) through (7).
  25 ( ) *55sin 2 (25)
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The compensation angle for the filter with a center frequency of 50Hz is shown in Fig. 2 , from which one can see that it is almost linear against frequency range under study. Below are several cases with which the basic properties of the designed filter are examined.
A. Case 1: Test of Pull-in Capability
The signal used to check the pull-in capability of the filter is given by (8) 1 3 7 ( )
DC v t v t v t v t v t
with f 1 being set to 50Hz. The results are shown in Fig. 3 and Fig. 4 , from which one can see that it takes the filter one and a half cycles to become synchronized with the fundamental component of the signal. Compared with other filters [2] , it works faster.
B. Case 2: Sudden
with f 1 being set to 50Hz. The sudden 20% voltage dip happens at 0.16s. Fig.  5 shows voltage signal used for this study. Sudden voltage dip is applied to overall signals v(t). Fig. 6 shows fundamental component of total voltage and its traced fundamental by the designed filter, from which one can see that after voltage dip, the designed filter can quickly trace the change. Fig. 7 illustrates the angles, where the upper half is the angle of the fundamental of the total voltage and traced angle of the fundamental while the lower half is the angle difference between these two. From these two figures one can see that the designed filter works very well to trace the change of voltage dip and the time taken is 0.194s-0.16s or 0.034s, which is less than two cycles. Fig. 8 and 9 illustrate performance of the filter in the case of phase jump, from which one can see that the filter can trace new phase angle quickly. The time taken to synchronize with new phase angle of the source fundamental signal is 0.192s-0.16s=0.032s and less than two cycles.
C. Case 3: 600-angle Jump of Source Fundamental Component

D. Case 4: Working at 45Hz with Angle Compensation
The signal used to check this performance of the filter is given by 1 3 7 ( )
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with f 1 being set to 45Hz. 
E. Case 5: Frequency Drift from 50Hz to 45Hz
Frequency jump happens at 0.16s. Fig. 11 shows angles for this case, from which one can see that the designed filter takes 0.19s-0.16s=0.03s to synchronize with the new angle of the 45Hz.
F. Case 6: Working with the Existence of Subharmonics
The signal used to check this performance of the filter is given by
DC Hz v t v t v t v t v t v t
f 1 being set to 50Hz. Fig. 12 and 13 show the performance of the designed filter with the existence of sub-harmonics of 25Hz. One can see from these two figures that the sub-harmonics have influence on the performance of the filter. When the 25Hz sub-harmonic component is 5%, the maximum phase error is 4.8 0 , while when the 25Hz sub-harmonic component is 2.5%, the maximum phase error is 2.4 0 . 
III. EXAMINATION OF THE DESIGNED FILTER IN A POWER SYSTEM USING SIMULINK
To examine the performance of the designed filter in a circuit, a power system as shown in Fig. 14 
DC load through rectifier Figure 14 . Circuit implement in Simulink to test the designed filter.
Source impedance information is R s =0.1Ω, L s =2mH; line impedance information: R Line1 =0.5Ω, L Line1 =20mH; R Line2 =0.5 Ω, L Line2 =20mH; There are two loads, one being a three-phase balanced resistive load with a resistance of R L =80Ω in each phase and the other being a DC load powered through a naturally-commutating rectifier. The second load is switched in at 0.1s.
Point of common coupling (PCC) is chosen at bus 2. Voltage transformers at bus 2 have a voltage transformer ratio (VTR) of 50. Fig. 15, 16 and 17 show the voltage at PCC or bus 2 and their extracted fundamentals. To examine the performance of the designed filter under more severe conditions, the DC load current is set at high value. Since it is powered through a naturally-commutating rectifier, three-phase input currents into the rectifier contain abundant harmonic components. After it is switched in, one can see that it incurs significant voltage drop across the transmission line impedance, thereby producing significant disturbance to the voltage at PCC. 18 shows the angle of traced fundamental component at PCC and true angle of the fundamental at PCC. The true angle of the fundamental at PCC was obtained by exporting the data of voltage at PCC to Matlab code, where its Fourier analysis was carried out and the angle of its fundamental was obtained. From Fig.  18 one can see that to pull in, the filter takes two cycles to synchronize the extracted signal with the fundamental component of the voltage at PCC. When the DC load is switched in at 0.1s, the synchronization takes around 2 cycles or 40ms.
In this paper we adopted a digital signal processor or microcontroller mimicking approach to implement the algorithm of Windowed-sinc filter in Simulink environment instead of using z-transform or s-transform approach. Such approach is close to a real microcontroller implementation. The details are shown in the appendix. In this paper we proposed a Windowed-sinc band-pass filter to serve the purpose of extracting reference voltage for grid synchronization. It is found that it performs very well upon most requirements for such application. These include: 1) high immunity to the influence of DC component; 2) high immunity to harmonic components; 3) being suitable for the application of frequency drift; 4) being suitable the application of phase jump; 5) capability to remove the influence of minor sub-harmonics. Its response time matches the existing synchronization methods and it is relatively easy to use. So it is suitable for grid synchronization applications. Fig. 19 shows the overall circuit in the Simulink for the power system given in Fig. 14 . The upper half in Fig. 19 is the power system and the lower half is the block to implement the designed Windowed-sinc filter for three phases, where the input signal is the three-phase voltage from VT as shown in the upper half space. The block of "Sampling One Cycle" is data store memory and stores the number of sampling points per cycle. In our study, it is equal to 1000. This is because the sampling rate is set to 1/Ts or 1/(2E-05) or 5E04 and one cycle lasts 0.02s. Correspondingly the sampling points per cycle is 0.02*5E04=1000. Fig. 21 .
V. A SIMULINK IMPLEMENTATION OF THE DESIGNED FILTER
In Fig. 21 , several Data Store Memories are adopted which are shown at the top of the figure. There are several input signals into the block of "WindowedSincFilter" for phase-a, which include those Data Store Memories. These data are retrieved from the Data Store Memories as connected on the left side of the block and updated in the block, then output to the same Data Store Memories as connected on the right side of the block.
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